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Modular, Parallel Pulse-Shaping Filter Architectures
Properties of filters and signals would be exploited to simplify processing circuits.
NASA’s Jet Propulsion Laboratory, Pasadena, California
Novel architectures based on parallel
subconvolution frequency-domain filter-
ing methods have been developed for
modular processing rate reduction of
discrete-time pulse-shaping filters. Such
pulse-shaping is desirable and often nec-
essary to obtain bandwidth efficiency in
very-high-rate wireless communications
systems. In principle, this processing
could be implemented in very-large-
scale integrated (VLSI) circuits.
Whereas other approaches to digital
pulse-shaping are based primarily on
time-domain processing concepts, the
theory and design rules of the architec-
tures presented here are founded on
frequency-domain processing that has
advantages in certain systems.
A major advantage of parallel process-
ing of signal data, whether for shaping
pulses or other purposes, is that the data
rate in each of the parallel streams is
much lower than the overall data rate.
This makes it possible to use processing
circuitry that is slower than what would
be needed to process all of the data in a
single stream. In particular, it becomes
possible to use complementary metal
oxide semiconductor (CMOS) circuitry
instead of faster and more expensive
GaAs-based circuitry. The present fre-
quency-domain approach to parallel
processing offers the following addi-
tional advantages:
• Certain processing architectures are
arbitrarily scalable, such that filter or-
ders and reductions in processing
rates can be chosen independently of
each other without altering FFT-IFFT
lengths. While this is generally true in
time-domain approaches, it has not,
heretofore, been the case in fre-
quency-domain approaches without al-
tering FFT-IFFT lengths.
• Under many circumstances using the
frequency-domain approach entails
fewer computations per filtered out-
put than time-domain counterparts.
Therefore, fewer transistors and/or
lower power consumption may result
from such an implementation.
• The ability to manipulate phase and
frequency bands in the frequency-do-
main approach may have advantages
in some systems employing time-vary-
ing predistortion filtering.
The theory and design rules incorpo-
rate new and simple subconvolution filter-
ing methods as well as prior developments
in discrete-time signal processing, multi-
rate filtering, and general linear-systems
theory. The theoretical derivation begins
with the subdivision of a time-domain con-
volution into a number of subconvolu-
tions. The subconvolutions are recast as
combinations of subsampling (decima-
tion) in parallel, variously delayed streams
to obtain parallel-processable pairs of spe-
cialized discrete Fourier transforms
(SDFTs) and their inverses (SIDFTs) (see
figure). The specialization lies in the elim-
ination of redundant and unnecessary
computations by (1) skipping over terms
that are known to be identically zero and
(2) exploiting the fact that in the fre-
quency-domain representation of the de-
sired filter response, each negative-fre-
quency component is the complex
conjugate of the corresponding positive-
frequency component. Additional simpli-
fications are made on the basis of the (up-
sampled) nature of the input signal.
Modularization and expanded parallel op-
eration can be effected by splitting the fil-
tering across multiple blocks.
This work was done by Andrew A. Gray of
Caltech for NASA’s Jet Propulsion Labo-
ratory. Further information is contained in a
TSP (see page 1).
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The Subconvolution Filtering Architecture represented by this diagram is an example for a case of dec-
imation by 4 (1/4th rate processing) and a pulse-shaping filter of order k. The symbol “↓4” represents
decimation by 4, the H quantities are frequency-domain filter coefficients, and the z–1 signifies a delay
equal to one input sample period.
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